I think most people will appreciate the extended/full changelog, not just about reported issues.
Even so, my ticket with the RB750Gr3 block diagram / port per cpu lane layout was fixed in rc5: http://forum.mikrotik.com/t/hex-block-diagram/114819/42
And no mention about that.
Was it fixed by accident? ^^